

REMARKS

By this Response, claims 1, 12, and 24 have been amended. No claims have been added or further canceled. Claims 6, 9, 11 and 14-23 have been previously canceled. Claims 1-5, 7, 8, 10-13 and 24-33 are pending. Support for the amendments to claims 1, 12 and 24 can be found throughout the as-filed specification and claims, in particular at page 11, lines 10-15, page 13, lines 13-21, describing the support structures as aligned columns, and all Figures. No new matter has been added.

Rejection of Claims 1-5, 7, 8, 10, 12, 13, 24, 25 and 27-33 Under 35 U.S.C. § 102(b)

In the Office Action, the Examiner rejected claims 1-5, 7, 8, 10, 12, 13, 24, 25, and 27-33 under 35 U.S.C. § 102(b) as being anticipated by *Ghoshal* (U.S. Patent No. 6,204,165). This rejection is respectfully traversed.

Each of independent claims 1, 12, and 24 is directed to a semiconductor device comprising, *inter alia*, a plurality of inter-level dielectric (ILD) layers each formed of a dielectric material having a low dielectric constant (k), at least one load bearing support structure disposed in each of the ILD layers at locations overlying each other so that support structures are vertically aligned with each other through the plurality of layers; and a bond pad overlying the at least one additional ILD layer and the support structures, each of the vertically aligned load bearing support structures also substantially aligned with a center axis of the bond pad.

It is the Examiner's position that *Goshal* disclose a semiconductor device as claimed, referring specifically to ILD layers 111-121 and "support structures" 193-171 therein.

In response, it is respectfully submitted that *Goshal* does not disclose each and every limitation of the claims as required under 35 U.S.C. § 102. Instead, the claims differ structurally from *Goshal* by claiming at least one load bearing support structure disposed in each of the ILD layers at locations overlying each other so that support structures are vertically aligned with each other through the plurality of layers; and a bond pad overlying the at least one additional ILD layer and the support structures, each of the vertically aligned load bearing support structures also substantially aligned with a center axis of the bond pad.

Although the Examiner refers to elements 193-171 of *Goshal* as "support structures", it is respectfully submitted that these features are not all vertically aligned with each other through the device nor are the features substantially aligned with a center axis of a bond pad as claimed. Instead, elements 193-171 of *Goshal* are randomly positioned within layers of the device and do not provide either a column or support structure from a center axis of the bond pad to a substrate. Even further, *Goshal* fail to disclose any type of matrix support structure as set forth in at least claim 12. Instead, the features of *Goshal* appear to be a single structure in a respective layer of the device.

Thus, the vertically aligned support structures also substantially aligned with a center axis of the bond pad is neither taught nor suggested by the *Goshal* disclosure.

In view of the above, Applicant respectfully requests that the Examiner reconsider and withdraw the rejection of claims 1-5, 7, 8, 10, 12, 13, 24, 25, and 27-33 under 35 U.S.C. § 102(b). Applicant further submits that claims 2-5, 7, 8, 10, 27, 28; 13, 29-30; and 25, 31-33 are in condition for allowance, at least by virtue of their dependency from allowable claims 1, 12 and 24, respectively.

Rejection of Claims 1-5, 7, 8, 10, 24-26, 30 and 31 Under 35 U.S.C. § 103(a)

In the Office Action, the Examiner rejected claims 1-5, 7, 8, 10, 24-26, 30 and 31 under 35 U.S.C. § 103(a) as being unpatentable over *Lin* (U.S. Patent Publication No. 2004/0253801) in view of *Peck* (U.S. Patent No. 3,427,247). This rejection is respectfully traversed.

Each of independent claims 1 and 24 is directed to a semiconductor device comprising, *inter alia*, a plurality of inter-level dielectric (ILD) layers each formed of a dielectric material having a low dielectric constant (k), at least one load bearing support structure disposed in each of the ILD layers at locations overlying each other so that support structures are vertically aligned with each other through the plurality of layers; and a bond pad overlying the at least one additional ILD layer and the support structures, each of the vertically aligned load bearing support structures also substantially aligned with a center axis of the bond pad.

It is the Examiner's position that *Lin* discloses all elements of the claim with the exception of a dielectric material having an ultra low dielectric constant and has therefore applied *Peck* for this teaching.

To the contrary, it is respectfully submitted that *Lin* fail to disclose the claimed invention from the outset and that *Peck* fail to overcome these deficiencies. Specifically, *Lin* rely on the dielectric layers to provide support, and hence these layers are load bearing. There is no teaching or suggestion in *Lin* that at least one load bearing support structure be disposed in each of the substantially non load bearing ILD layers. It is the discovery of the present invention that the ILD layers cannot participate in load bearing when a mechanical force is applied to the semiconductor device, and further solves this problem by providing load bearing support structures in each of the ILD layers.

As described in paragraph [0062] of *Lin*, “preferably the support layer is a sacrificial dielectric layer (inter-level dielectric layer)”. In distinction, the claimed invention includes a plurality of substantially non load bearing inter-level dielectric (ILD) layers, the load bearing support structure being separately provided within the substantially non load bearing ILD. With regard to an ultra-low dielectric material of *Peck*, it is respectfully submitted that this is insufficient to overcome the missing teachings of *Lin*, and the combination therefore also fails to teach or suggest the claimed invention.

In view of the above, Applicant respectfully requests that the Examiner reconsider and withdraw the rejection of claims 1-5, 7, 8, 10, 24-26, 30 and 31 under 35 U.S.C. § 103(a). Applicant further submits that claims 2-5, 7, 8, 10; and 25-26, 30, 31 are in condition for allowance, at least by virtue of their dependency from allowable claims 1 and 24, respectively.

CONCLUSION


In view of the foregoing remarks, Applicant submits that this claimed invention, as amended, is neither anticipated nor rendered obvious in view of the prior art references applied against this application. Applicant therefore requests the entry of this Amendment, the Examiner's reconsideration and reexamination of the application, and the timely allowance of the pending claims.

If the Examiner believes that additional discussions or information might advance the prosecution of the instant application, the Examiner is invited to contact the undersigned at the telephone number listed below to expedite resolution of any outstanding issues.

Please grant any extensions of time required to enter this response and charge any additional required fees to Texas Instruments' deposit account 20-0668.

Respectfully submitted,

Dated: 12-2-2008

By: 
Barbara A. Fisher
Reg. No. 31,906

Timothy M. Hsieh
Reg. No. 42,672

MH2 TECHNOLOGY LAW GROUP LLP
1951 KIDWELL DRIVE, SUITE 550
TYSONS CORNER, VA 22182
703.917.0000 x 121